Receipt date: 08/27/2003

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of		
Trafton et al.	(TI-35749)	
Serial No/		Group Art Unit:
Filed: Herewith		Examiner:
For: A Reconfigurable Topo	ology for Switching and Linear	Voltage Regulators

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents Washington, DC 20231

Dear Sir:

Applicants bring the references listed on the enclosed PTO/SB/08A to the attention of the Patent and Trademark Office relative to the subject application.

A copy of each reference is enclosed. Each reference is in the English language. As such, no additional statement of relevance is provided in this paper.

Consideration of this information in the prosecution of this application is respectfully requested.

Respectfully submitted,

Rodney M. Anderson Registry No. 31,939 Attorney for Applicants

Anderson, Levine & Lintel, L.L.P. 14785 Preston Road, Suite 650 Dallas, Texas 75254 (972) 664-9554

Express Mail Label No. EU640981798US

Receipt date: 08/27/2003

PTO/SB/08B (08-03)

Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are Substitute for form 1449/PTO		re required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known				
Subsilit	ne for form 1449/FTC	,		Application Number	10/646,854	
INFORMATION DISCLOSURE				Filing Date		
STATEMENT BY APPLICANT		First Named Inventor	Trafton			
				Art Unit		
(Use as many sheets as necessary)		Examiner Name				
Sheet	1	of	1	Attorney Docket Number	TI-35749	

		NON PATENT LITERATURE DO			A SAME PARTY OF THE PARTY OF TH
xaminer Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), ti the item (book, magazine, journal, serial, symposium, number(s), publisher, city and/or co	catalog, etc.), date, pag	appropriate), title of e(s), volume-issue	Τ²
•		ON Semiconductor CS5111 Data Sheet, Rev. 9 (S LLC, January 2001).	Semiconductor Comp	onents Industries,	
		"Linear Regulators: Theory of Operation and Com- Semiconductor, 2000).	pensation", App.Nt	148 (Nat'l	
		"Linear and Switching Voltage Regulator Fundame	entals" (National Sem	iconductor).	
-,-,-		"DC/DC Conversion without Inductors", APP 725	Dallas Semiconducto	or, 2000).	
,		X			
		Reference were prev	riously		
all	N. C.				
A STATE OF THE STA					No.
Examiner	1	/Gary Laxton/	Date Considered	05/27/2009	

Signature 00/21/2008

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.